

WHAT IS CLAIMED IS:

1. A method for controlling a memory system using a storage medium, which is inserted into an electronic apparatus via a connector to add a memory function thereto,
 5 said storage medium having ground terminals, power supply terminals, control terminals and data input/output terminals,
 said connector having a function of being sequentially connected to each of said terminals,
 10 wherein when said storage medium is inserted into said connector, said ground terminals and control terminals of said storage medium are connected to corresponding terminals of said connector before said power supply terminals and data input/output terminals of said storage medium are connected to corresponding terminals of said connector.
2. A method for controlling a memory system using a storage medium, which is inserted into an electronic apparatus via a connector to add a memory function thereto,
 20 said storage medium having ground terminals, power supply terminals, control terminals and data input/output terminals,
 said connector having a function of being sequentially disconnected from each of said terminals,
 25 wherein when said storage medium is ejected from said connector, said power supply terminals and data input/output terminals of said storage medium are disconnected from corresponding terminals of said connector before said ground terminals and control terminals of said storage medium are disconnected from corresponding terminals of said connector.
3. A method for controlling a memory system as set forth in claim 1, wherein a signal transmitted to said control terminal is a command latch enable signal.

00130818 "080" 99

OK
 Cl. 1-19
 T. 6/19/95
 435/64
 8 924-1

4. A method for controlling a memory system using a storage medium, which is inserted into an electronic apparatus via a connector to add a memory function thereto,
5 said storage medium having ground terminals, power supply terminals, a first control terminal, a second control terminal and data input/output terminals,

said connector having a function of being sequentially connected to each of said terminals,

10 wherein when said storage medium is inserted into said connector, said ground terminals and first control terminals of said storage medium are connected to corresponding terminals of said connector before said power supply terminals and data input/output terminal of said
15 storage medium are connected to corresponding terminals of said connector, and

said second control terminal being connected to a corresponding terminal of said connector before said data input/output terminals are connected to a corresponding
20 terminal of said connector.

5. A method for controlling a memory system using a storage medium, which is inserted into an electronic apparatus via a connector to add a memory function thereto,

25 said storage medium having ground terminals, a power supply terminals, a first control terminal, a second control terminal and data input/output terminals,

said connector having a function of being sequentially connected to each of said terminals,

30 wherein when said storage medium is ejected from said connector, said data input/output terminals are disconnected from corresponding terminals of said connector before said second control terminal is disconnected from a corresponding terminal of said
35 connector, and

said power supply terminals and data input/output terminals of said storage medium being disconnected from

004004-0000

corresponding terminals of said connector before said ground terminals and first control terminal of said storage medium are disconnected from corresponding terminals of said connector.

5

6. A method for controlling a memory system having a storage medium, which is inserted into an electronic apparatus via a connector to add a memory function thereto,

10 said storage medium having ground terminals, power supply terminals, first control terminal, a second control terminal, data input/output terminals and an insertion/ejection detecting terminal,

said connector having a function of being sequentially connected to each of said terminals,

15

wherein when said storage medium is inserted into said connector, said ground terminals and first control terminals of said storage medium are connected to corresponding terminals of said connector before said power supply terminals and data input/output terminals of said storage medium are connected to corresponding terminals of said connector,

20

said second control terminal of said storage medium being connected to a corresponding terminal of said connector before said data input/output terminals of said storage medium are connected to corresponding terminals of said connector, and

25

said insertion/ejection detecting terminal being connected to a corresponding terminal of said connector after all of said terminals of said storage medium are inserted.

30

7. A method for controlling a memory system having a storage medium, which is inserted into an electronic apparatus via a connector to add a memory function thereto,

35

said storage medium having ground terminals, power supply terminals, a first control terminal, a second control terminal, data input/output terminals and an

004031 "00" 004031

insertion/ejection detecting terminal,

said connector having a function of being sequentially connected to each of said terminals,

wherein when said storage medium is ejected from
5 said connector, said insertion/ejection detecting terminal is disconnected from a corresponding terminal of said connector before said data input/output terminals of said storage medium are disconnected from corresponding terminals of said connector,

10 said data input/output terminals of said storage medium being disconnected from corresponding terminals of said connector before said power supply terminals and second control terminal of said storage medium are disconnected from corresponding terminals of said
15 connector, and

said power supply terminals of said storage medium being disconnected from corresponding terminals of said connector before said ground terminals and first control terminal of said storage medium are disconnected from
20 corresponding terminals of said connector.

8. A method for controlling a memory system as set forth in claim 7, wherein said storage medium completes the reset of write or erase operation before said power supply
25 terminals of said storage medium are disconnected from the corresponding terminals of said connector after said insertion/ejection detecting terminal of said storage medium is disconnected from the corresponding terminal of said connector.

30 9. A method for controlling a memory system as set forth in claim 4, wherein a signal transmitted to said first control terminal is a signal for receiving a command, and a signal transmitted to said second control terminal is a signal
35 for inactivating a data output terminal.

Sub 1 } 10. A method for controlling a memory system which

0043048.00000

includes:

logical blocks managed by the system;
physical blocks for storing therein data
corresponding to said logical blocks, said physical blocks
comprising a plurality of memory cells;

redundant divisions included in a corresponding said
physical blocks for storing therein addresses of
corresponding said logical blocks; and

physical block areas formed by at least two of said
physical blocks,

wherein a logical address/physical address
translation table is prepared for managing corresponding
relationships between said logical blocks and said physical
blocks.

11. A method for controlling a memory system as set
forth in claim 10, wherein when a memory access is carried
out, said physical blocks corresponding to said logical
blocks are selected by referring to said logical
address/physical address translation table to read
addresses of said physical block areas corresponding to said
logical blocks and to read addresses of said corresponding
logical blocks stored in said redundant divisions of at least
two of said physical blocks forming said physical block area.

12. A method for controlling a memory system as set
forth in claim 10, wherein said logical address/physical
address translation table is prepared when a power supply is
turned on.

13. A method for controlling a memory system, which is a
semiconductor memory system for storing a file managed by
a first predetermined units, in a storage area divided into
second predetermined units,

wherein said semiconductor memory system is
controlled so that boundaries between said first
predetermined units are arranged on boundaries between

00130318 000793
000000 000000

said second predetermined units.

14. A method for controlling a memory system as set forth in claim 13, wherein said second predetermined unit is
5 an erase unit.

15. A method for controlling a memory system which includes:

files managed by the system;
10 data areas for storing therein the contents of said files; and

management areas for storing therein a corresponding relationships between said files and said data areas,

15 wherein when said file is erased, it is marked that said data areas corresponding to said management areas are empty area, to erase said corresponding data areas.

16. A method for controlling a memory system which
20 includes:

files managed by the system;
data areas for storing therein the contents of said files; and

management areas for storing therein a
25 corresponding relationships between said files and said data areas,

30 wherein when said file is erased, it is marked that said data areas corresponding to said management areas are empty area, and the contents of said management areas are detected, on the basis of signals inputted to said memory system, to erase said data areas.

Sub 2 17. A method for controlling a non-volatile semiconductor memory system, which comprises the steps
35 of:

dividing a cell array into a plurality of physical blocks;

364000 3180E160

storing each information corresponding to relationship between said physical block and logical block which is managed by said system, in each said physical block; and

5 in order to form a table for managing corresponding relationships between said logical blocks and said physical blocks, in a random access memory in said system, sequentially preparing required corresponding relationships of corresponding relationships between said logical blocks
10 and said physical blocks, in said random access memory in said system in accordance with accesses from a host.

18. A method for controlling a non-volatile semiconductor memory system as set forth in claim 17,
15 wherein said physical blocks are comprised of non-volatile semiconductor memories as flash memories.

Sub 2
19. A method for controlling a non-volatile semiconductor memory system which comprises the steps
20 of:

dividing a cell array of non-volatile semiconductor
5 memory cells into a plurality of physical blocks;
storing each information corresponding to relationship between said physical block and logical block
25 address in each said physical block, which logical blocks are managed by said system,

10 in order to form an address translation table for managing corresponding relationships between said physical blocks and said logical block addresses, in a
30 random access memory in said memory system,

forming a plurality of areas, each area being formed
(5 by an aggregate of at least one of said plurality of physical blocks,

controlling said system so that data in predetermined
35 address of said logical block are stored in said predetermined area,

forming an address translation table corresponding

to said predetermined area in which data in said predetermined address of said logical block are stored, if necessary, when said non-volatile semiconductor memory is accessed.

5

20. A method for controlling a non-volatile semiconductor memory system which comprises the steps of:

dividing a cell array of non-volatile memory cells into
10 5 a plurality of physical blocks;

storing each information corresponding to relationship between said physical block and logical block in a storage region of each of said physical blocks, which logical blocks are managed by said system; and

15 10 forming a table for managing a corresponding relationship between said logical blocks and said physical blocks of a flash memory, in a random access memory of said memory system,

said method further comprising the steps of:

20 15 ensuring an area formed by one or a plurality of physical blocks, on a cell array of said flash memory;

in every memory access time, searching said object area of physical blocks,

forming said table for managing said corresponding
25 20 relationship between said logical blocks and said physical blocks, on said random access memory of said system,

allowing to select physical blocks corresponding to said logical blocks by using said table.

30 21. A method for controlling a non-volatile semiconductor memory system, as set forth in claim 20, which further comprises the steps of:


providing a function of selectively replacing a defective physical blocks including defective cells with
35 redundant physical blocks; and

managing said functions, for said each area, so that the number of defective physical blocks is less than or equal

00130318 000798

to a predetermined number.

22. A method for controlling a non-volatile semiconductor memory system, which allows any one of various memory units to be detachably mounted in a body of said memory system, said method comprising a step of selecting a corresponding one of various error correcting means of said body in accordance with said one of various memory units mounted in said body, to carry out error correction.



CJL
7/9/2000
7/4/718

004080" 01602F60